SC is the International Conference for
High Performance Computing, Networking,
Storage and Analysis

SCHEDULE: NOV 12-18, 2011

When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.

You can also create your personal schedule on the SC11 app (Boopsie) on your smartphone. Simply select a session you want to attend and "add" it to your plan. Continue in this manner until you have created your own personal schedule. All your events will appear under "My Event Planner" on your smartphone.

Parallel Algorithms for High-Accuracy CNC Milling Simulation

SESSION: Research Poster Reception

EVENT TYPE: ACM Student Research Competition Poster, Poster, Electronic Poster

TIME: 5:15PM - 7:00PM


AUTHOR(S):Tyler Garaas, Alan Sullivan

ROOM:WSCC North Galleria 2nd/3rd Floors

We demonstrate multithreaded algorithms for high-accuracy NC milling simulation. Our approach to simulation – Boolean difference between a set of analytic or procedural, signed, Euclidiean distance fields – is able to represent a milled workpiece, produced from hundreds-of-thousands of milling instructions, in under 50MB of space to an accuracy of <1μm; however, computationally intensive ray-casting limits rendering and editing performance (ie, interactivity). To increase interactivity, we developed a master-workers thread-manager that can be integrated into existing code-bases with minimal changes. In our poster, we describe [in movies!] the details of our system, thread-manager, and approach to dividing the rendering/editing algorithms into units-of-work dispatched for execution by the thread-manager. The system is capable of scheduling work completely independently, or in blocks of sequential work including load balancing operations. Our experiments reveal performance gains near unity in the number of available cores: 77-97% and >98% per core when editing and rendering, respectively.

Chair/Author Details:

Bernd Mohr (Chair) - Juelich Supercomputing Centre

Tyler Garaas - Mitsubishi Electric Research Laboratories

Alan Sullivan - Mitsubishi Electric Research Laboratories

Add to iCal  Click here to download .ics calendar file

Add to Outlook  Click here to download .vcs calendar file

Add to Google Calendarss  Click here to add event to your Google Calendar

   Sponsors    ACM    IEEE