SC is the International Conference for
High Performance Computing, Networking,
Storage and Analysis

SCHEDULE: NOV 12-18, 2011

When viewing the Technical Program schedule, on the far righthand side is a column labeled "PLANNER." Use this planner to build your own schedule. Once you select an event and want to add it to your personal schedule, just click on the calendar icon of your choice (outlook calendar, ical calendar or google calendar) and that event will be stored there. As you select events in this manner, you will have your own schedule to guide you through the week.

You can also create your personal schedule on the SC11 app (Boopsie) on your smartphone. Simply select a session you want to attend and "add" it to your plan. Continue in this manner until you have created your own personal schedule. All your events will appear under "My Event Planner" on your smartphone.

High performance FPGA-based implementation of the seismic modeling of the RTM algorithm

SESSION: Research Poster Reception

EVENT TYPE: ACM Student Research Competition Poster, Poster, Electronic Poster

TIME: 5:15PM - 7:00PM


AUTHOR(S):Victor Medeiros, Rodrigo Rocha, Antonyus Ferreira, Bruno Dutra, Abel Silva-Filho, Manoel Lima

ROOM:WSCC North Galleria 2nd/3rd Floors

Hardware accelerators like GPGPUs and FPGAs have been used as an alternative for the conventional computing architectures (CPUs) in scientific computing applications and have shown considerable speed-ups. In this context, this poster presents a solution that takes advantage from FPGA’s flexibility to explore efficiently data reuse, parallelization in both time and space domains for the first processing stage of the RTM (Reverse Time Migration) algorithm, the seismic modeling. In order to obtain a comparison basis for our FPGA implementation, we also implemented the same algorithms for a CPU and GPGPU architectures. Our results showed that the FPGAs are a feasible platform for this set of applications. The experimental results have shown a 1.67x speed-up when compared to a Tesla C1060 GPGPU and a 25.79x speed-up when compared to an AMD Athlon 64 X2 CPU-based approach.

Chair/Author Details:

Bernd Mohr (Chair) - Juelich Supercomputing Centre

Victor Medeiros - Federal University of Pernambuco

Rodrigo Rocha - Federal University of Pernambuco

Antonyus Ferreira - Federal University of Pernambuco

Bruno Dutra - Federal University of Pernambuco

Abel Silva-Filho - Federal University of Pernambuco

Manoel Lima - Federal University of Pernambuco

Add to iCal  Click here to download .ics calendar file

Add to Outlook  Click here to download .vcs calendar file

Add to Google Calendarss  Click here to add event to your Google Calendar

   Sponsors    ACM    IEEE