BEGIN:VCALENDAR
PRODID:-//Microsoft Corporation//Outlook MIMEDIR//EN
VERSION:1.0
BEGIN:VEVENT
DTSTART:20111116T223000Z
DTEND:20111116T230000Z
LOCATION:TCC 304
DESCRIPTION;ENCODING=QUOTED-PRINTABLE:ABSTRACT: Resiliency will be one of the toughest challenges in future exascale systems. Memory errors contribute more than 40% of the total hardware-related failures and are projected to increase in future exascale systems. Error correction code (ECC) and checkpointing are two effective approaches to fault tolerance.  While there are numerous studies on ECC or checkpointing in isolation, this is the first paper to investigate the combined effect of both on overall system performance and power. We study the impact of various ECC schemes (SECDEC, BCH, and chipkill) in conjunction with checkpointing on future exascale systems. Our simulation results show that while chipkill is better for computation-intensive applications, BCH has advantage in system energy-delay product (EDP) for memory-intensive applications. We also propose to use BCH in tagged memory systems with commodity DRAMs where chipkill is impractical. The proposed architecture achieves 2X better system EDP and reliability than conventional tagged memory systems.
SUMMARY:System Implications of Memory Reliability in Exascale Computing
PRIORITY:3
END:VEVENT
END:VCALENDAR